

## Table of Contents

Abstract .....	vi
Part 1 Introduction and Historical Review.....	1
Part 2 Programmable Logic Design.....	3
A Entry Methods.....	3
B High-Level Design Languages.....	3
PALASM .....	4
ABEL .....	4
VHDL .....	4
C Synthesis.....	5
Part 3 Behavioral VHDL Finite State Machine Description .....	6
A Definitions.....	6
B The Finite State Machine Design Process.....	8
C State Encoding.....	9
D Asynchronous Reset.....	9
E State Diagrams.....	10
F Implementation of Finite State Machines with VHDL.....	13
VHDL Finite State Machine Topologies .....	17
Part 4 The Mechanics of Conversion.....	32
A. PIC Graphics Description Input Format .....	32
B. Internal Finite State Machine Data Base Structures.....	33
C. The Conversion Process .....	35
Parsing PIC Graphics Description Input Format .....	35
Filling the Design Data Base .....	36
Identifying Inputs and Outputs .....	36
Generating VHDL Output.....	37
Part 5 Results .....	39
A. Description .....	39
B. PIC File Representation .....	41
C. BRUSEY20 Output .....	42
D. Exemplar Output .....	56
Part 6 Discussion and Conclusions .....	62
A. Use of the Algorithm.....	62
B. Limitations .....	62
C. Future Directions.....	63
Part 7 Literature Cited.....	64
Appendix Brusey20 Manual Page .....	65

## List of Tables

Table I. Finite State Machine Classes .....	6
Table II. State Structure .....	33
Table III. Transition Structure .....	34
Table IV. String Structure.....	34
Table V. Input and Output Signal Structure .....	34

## List of Figures

Figure 1. Finite State Machine Classifications .....	7
Figure 2. Moore Bounce Suppression Example .....	10
Figure 3. Mealy Bounce Suppression Example.....	11
Figure 4. Bounce Suppression FSM Class Functionality .....	11
Figure 5. Conditional Expression / Output Assignment .....	12
Figure 6. Finite State Machine Entity .....	14
Figure 7. Enumerated Type State Architecture.....	14
Figure 8. Explicit State Architecture .....	15
Figure 9. Sequential Process .....	16
Figure 10. Unintentional Combinational Loop.....	16
Figure 11. Exemplar Class A (combinational–output Mealy) FSM.....	18
Figure 12. PICA Class A (combinational–output Mealy) FSM .....	19
Figure 13. Alliance Class A (combinational–output Mealy) FSM.....	20
Figure 14. Exemplar Class B (combinational–output Moore) FSM.....	21
Figure 15. PICA Class B (combinational–output Moore) FSM .....	22
Figure 16. Alliance Class B (combinational–output Moore) FSM.....	23
Figure 17. Exemplar Class C (registered–output Moore) FSM.....	26
Figure 18. PICA Class C (registered–output Moore) FSM .....	27
Figure 19. Exemplar Class A1 (registered–output Mealy) FSM .....	29
Figure 20. PICA Class A1 (registered–output Mealy) FSM.....	30
Figure 21. Circle .....	32
Figure 22. Arc .....	32
Figure 23. Line.....	32
Figure 24. Text String.....	33
Figure 25. Figure 25. State Diagram for Test Case .....	40
Figure 26. PIC file for Test Case .....	41
Figure 27. BRUSEY20 Debug Output for Test Case .....	42
Figure 28. BRUSEY20 VHDL Output for Test Case.....	53
Figure 29. Exemplar VHDL Output for Test Case.....	56
Figure 30. Exemplar Schematic Output for Test Case .....	58

This page unintentionally left blank.